

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/038,431	12/31/2001	Sushma Shrikant Trivedi	04860.P2687	7868
James C. Schel	7590 05/17/2007 ler		EXAM	INER
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP Seventh Floor 12400 Wilshire Boulevard Los Angeles, CA 90025-1026			LI, AIMEE J	
			ART UNIT	PAPER NUMBER
			2183	
			MAIL DATE	DELIVERY MODE
			05/17/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)
	10/038,431	TRIVEDI ET AL.
Office Action Summary	Examiner	Art Unit
	Aimee J. Li	2183
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with t	the correspondence address
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION ATE OF THIS COMMUNICATION ATE OF THIS COMMUNICATION AT THE ATE OF THIS COMMUNICATION AT THE ATE OF THIS COMMUNICATION ATE	TION. be timely filed from the mailing date of this communication. DONED (35 U.S.C. § 133).
Status		·
 1) ⊠ Responsive to communication(s) filed on 16 A 2a) ☐ This action is FINAL. 2b) ⊠ This 3) ☐ Since this application is in condition for alloware closed in accordance with the practice under E 	s action is non-final. nce except for formal matters	•
Disposition of Claims	•	
4) Claim(s) 1-41 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed. 6) Claim(s) 1-41 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or	wn from consideration.	
Application Papers		
9) The specification is objected to by the Examine 10) The drawing(s) filed on 31 December 2001 is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Examine 11.	are: a) accepted or b) obdined or b obdined accepted or b) obdined or b) obdined in abeyance. Ition is required if the drawing(s) i	See 37 CFR 1.85(a). s objected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list 	s have been received. s have been received in Appl rity documents have been rec u (PCT Rule 17.2(a)).	ication No eived in this National Stage
Attachment(s)		
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO/SB/08)		mary (PTO-413) ail Date nal Patent Application

DETAILED ACTION

1. Claims 1-41 have been considered. Claims 1, 12, 23, and 26 have been amended as per Applicant's request.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment as filed 16 April 2007 and RCE as filed 16 April 2007.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-3, 5-7, 9-14, 16-18, 20-28, 30-32, 34-38, and 40-41 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chehrazi et al., U.S. Patent No. 6,282,556 (herein referred to as Chehrazi) in view of Mennemeier et al., U.S. Patent No. 6,036,350 (herein referred to as Mennemeier).
- 5. Regarding claims 1, 12, 23, and 26, taking claim 1 as exemplary, Chehrazi has taught a method for execution by a microprocessor in response to receiving a single instruction (Chehrazi Col.20 lines 42-52), the method comprising:
 - a. Receiving a first vector of numbers and a second vector of numbers (Chehrazi 310 of Fig.20B, Col.20 line 62 Col.21 line 1);
 - b. Selecting a first plurality of numbers from the numbers in a first vector (Chehrazi 310 of Fig.20B, Col.20 line 62 Col.21 line 1) and a second plurality of numbers

Application/Control Number: 10/038,431

Art Unit: 2183

Page 3

from the numbers in the second vector (Chehrazi 312 of Fig.20B, Col.20 line 62 – Col.21 line 1) according to a configuration specified by the instruction (Chehrazi 560 of Fig 20A, Col.20 line 42 – Col.21 line 13), and

- c. Generating a third plurality of numbers, each of which is an absolute difference between a number in the first plurality of numbers and a number in the second plurality of numbers (Chehrazi Col.21 lines 6-12),
- d. Wherein the sum of third plurality of numbers are saved in an entry in a register file (Chehrazi Col.20 lines 47-58),
- e. Wherein the above operations are performed in response to the microprocessor receiving the single instruction (Chehrazi Col.20 lines 42-52, 61-62).
- 6. Chehrazi has not explicitly taught wherein the third plurality of numbers themselves are saved in an entry in a register file. However, Mennemeier has taught storing a third plurality of numbers, specifically a vector of absolute differences, in a instruction specified register (Mennemeier, Col.7 line 64 Col.8 line 23) so that the absolute differences can be used in other operations that require the distance assessment that the results represent (Mennemeier, Col.8 line 21-23). One of ordinary skill in the art would have recognized that it is desirable to retain results that will be used by future instructions so that the results don't need to be recalculated.

 Therefore, one of ordinary skill in the art would have found it obvious to modify the processor of Chehrazi to store the absolute differences, rather than the sum of the absolute differences, in an instruction specified register so that the values could be reused by other operations that require the data, thus improving throughput by avoiding the recalculation of the data.

- 7. Claims 12, 23, and 26 are nearly identical to claim 1. However, Chehrazi has taught the differences. Claim 12 differs in the claim being comprised within a machine-readable media (Chehrazi Col.20 lines 42-46), while claims 23 and 26 differs in the claims being comprised within an execution unit (Chehrazi Col.7 lines 20-40). Also, claim 23 claims wherein the microprocessor is a media processor disposed on an integrated circuit with a memory controller (Chehrazi column 5, lines 43-54). Besides these differences, the claims encompass the same scope as claim 1. Thus, claims 12, 23 and 26 are rejected for the same reasons as claim 1.
- 8. Regarding claims 2, 13, 24 and 27, taking claim 2 as exemplary, Chehrazi has taught a method as in claim 1, wherein an absolute difference between a first number and a second number is computed using a method comprising:
 - a. Producing a first intermediate number by subtracting the second number from the first number (Chehrazi Col.21 lines 1-8),
 - b. Producing a second intermediate number by subtracting the first number from the second number (Chehrazi Col.21 lines 1-8),
 - c. Selecting a positive number from the first intermediate number and the second intermediate number as the absolute difference between the first number and the second number (Chehrazi Col.21 lines 8-12),
 - d. Wherein the microprocessor is a media processor (Chehrazi 108 of Fig.1, Col.3 lines 6-7) disposed on an integrated circuit with a memory controller (Chehrazi 100 of Fig.1, Col.5 lines 46-54).
- 9. Claims 13, 24 and 27 are nearly identical to claim 2. Claim 13 lacks the recitation of a media processor disposed on an integrated circuit with a memory controller, and claims 13, 24

and 27 differ in their parent claims, but encompass the same scope as claim 2. Thus, claims 13, 24 and 27 are rejected for the same reasons as claim 2.

- 10. Regarding claims 3, 14 and 28, taking claim 3 as exemplary, Chehrazi has taught a method as in claim 2, wherein the first intermediate number and the second intermediate number are produced in parallel (Chehrazi Col.21 lines 1-8), and wherein the third plurality of numbers are generated substantially simultaneously (Chehrazi Col.21 lines 8-12).
- Claims 14 and 28 are nearly identical to claim 3, both differing in their lack of having the third plurality of numbers being generated substantially simultaneously, as well as differing in their parent claims, but both encompass the same scope as claim 3. Thus, Claims 14 and 28 are rejected for the same reasons as claim 3.
- 12. Regarding claims 5, 16 and 30, taking claim 5 as exemplary, Chehrazi has taught a method as in claim 1, wherein the first plurality of numbers are received from a first entry in the register file (Chehrazi Col.20 lines 47-58).
- 13. Claims 16 and 30 are nearly identical to claim 5, differing in their parent claims, but encompassing the same scope as claim 5. Thus, claims 16 and 30 are rejected for the same reasons as claim 5.
- 14. Regarding claims 6, 17 and 31, taking claim 6 as exemplary, Chehrazi has taught a method as in claim 5, wherein the single instruction specifies a way to partition a string of bits in the first entry into a first plurality of numbers (Chehrazi Col.20 lines 61-65). Here, the SABD instruction specifies a register in the register file, which corresponds to the plurality of numbers, and specifies that the data in the register be interpreted to be 16 separate 8-bit numbers.

- 15. Claims 17 and 31 are nearly identical to claim 6, differing in their parent claims, but encompassing the same scope as claim 6. Thus, claims 17 and 31 are rejected for the same reasons as claim 6.
- 16. Regarding claims 7, 18 and 32, taking claim 7 as exemplary, Chehrazi has taught a method as in claim 5, wherein the single instruction specifies an index of the entry in the first register file (Chehrazi 560c and 560d of Fig.20a, Col.20 lines 47-58).
- 17. Claims 18 and 32 are nearly identical to claim 7, differing in their parent claims, but encompassing the same scope as claim 7. Thus, claims 18 and 32 are rejected for the same reasons as claim 7.
- 18. Regarding claims 9, 20 and 34, taking claim 9 as exemplary, Chehrazi in view of Mennemeier has taught a method as in claim 1, wherein the single instruction specifies an index of the entry in a the register file (Mennemeier, Col.7 line 64 Col.8 line 23, as well as above paragraph 39).
- 19. Claims 20 and 34 are nearly identical to claim 9, differing in their parent claims, but encompassing the same scope as claim 9. Thus, claims 20 and 34 are rejected for the same reasons as claim 9.
- 20. Regarding claims 10, 21 and 35, taking claim 10 as exemplary, Chehrazi has taught a method as in claim 1, wherein a type of each of the first and second pluralities of numbers is one of:
 - a. Unsigned integer (Chehrazi Col.20 lines 54-55),
 - b. Signed integer (Chehrazi Col.20 lines 54-55),
 - c. Floating-point number.

Application/Control Number: 10/038,431

Art Unit: 2183

Here, because the claim is written in the alternative format, only one of the three possible 21. limitations is required to be met. Thus, Chehrazi has taught the limitations of claim 10.

Page 7

- 22. Claims 21 and 35 are nearly identical to claim 10, differing in their parent claims, but encompassing the same scope as claim 10. Thus, claims 21 and 35 are rejected for the same reasons as claim 10.
- Regarding claim 11, 22 and 36, taking claim 11 as exemplary, Chehrazi has taught a 23. method as in claim 1, wherein a size of each of the first and second pluralities of numbers is one of:
 - 8 bits (Chehrazi Col.20 lines 61-65), a.
 - 16 bits, b.
 - 32 bits.
- Here, because the claim is written in the alternative format, only one of the three possible 24. limitations is required to be met. Thus, Chehrazi has taught the limitations of claim 11.
- 25. Claims 22 and 36 are nearly identical to claim 11, differing in their parent claims, but encompassing the same scope as claim 11. Thus, claims 22 and 36 are rejected for the same reasons as claim 11.
- 26. . Regarding claim 25, Chehrazi has taught a processing system comprising an execution unit as in claim 23 (Chehrazi Fig.1).
- Regardin claim 37, Chehrazi has taught wherein a type of each of the first and second 27. pluralities of numbers is floating point number (Chehrazi column 1, lines 19-21 and column 9, lines 37-41).

28. Regarding claim 38, Chehrazi has taught wherein the microprocessor is a media processor disposed on an integrated circuit with a memory controller (Chehrazi column 5, lines 43-54).

- 29. Regarding claim 40, Chehrazi has taught wherein the memory controller is usable to access memory not disposed on the integrated circuit (Chehrazi Col. 5 lines 36-60 and Figure 1). As can be seen in Chehrazi's Figure 1, the ROM and RAM memories and data storage device are separate from the processor.
- 30. Regarding claim 41, Chehrazi has taught wherein the memory controller is usable by a host central processing unit not disposed on the integrated circuit to access the memory (Chehrazi Col. 5 lines 36-60 and Figure 1). As can be seen in Chehrazi's Figure 1, the ROM and RAM memories and data storage device are separate from the processor.
- Claims 4, 15, 29, and 39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chehrazi et al., U.S. Patent No. 6,282,556 (herein referred to as Chehrazi) in view of Mennemeier et al., U.S. Patent No. 6,036,350 (herein referred to as Mennemeier) as applied to claims 1, 2, 12, 26, and 27 above, and further in view of Diefendorff et al., EPO 0 485 776 A2 (herein referred to as Diefendorff).
- 32. Regarding claims 4, 15, 29, and 39, taking claim 4 as exemplary, Chehrazi has taught taking an absolute difference between a first number and a second number (Chehrazi Col.21 lines 6-12). Chehrazi has not taught:
 - a. Testing if an overflow occurs in producing the first intermediate number and the second intermediate number,

b. Saturating the difference between the first number and the second number if an overflow occurs.

33. Diefendorff has taught

- a. Testing if an overflow occurs in producing the first intermediate number and the second intermediate number (Diefendorff column 6, lines 42-46; column 11, lines 38-41; column 11, line 56 to column 12, line 12; and Figure 5),
- b. Saturating the difference between the first number and the second number if an overflow occurs (Diefendorff column 6, lines 42-46; column 11, lines 38-41; column 11, line 56 to column 12, line 12; and Figure 5).
- 34. A person of ordinary skill in the art at the time the invention was made would have recognized, and as taught by Diefendorff, that overflow testing and saturation arithmetic improves the handling of overflow conditions during shading or image processing, thereby improving the quality of the image and accelerating the performance of the microprocessor during shading and image processing. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the overflow testing and saturation arithmetic of Diefendorff in the device of Chehrazi to improve image quality and accelerate the performance of a microprocessor during shading and image processing.

Response to Arguments

35. Applicant's arguments filed 16 April 2007 have been fully considered but they are not persuasive. Applicant argues in essence on pages 11-14

Thus, Chehrazi merely discloses computing the difference between corresponding operands stored in the operand registers under control of the format field. In

Application/Control Number: 10/038,431

Art Unit: 2183

contrast, amended claim 1 refers to selecting a first plurality of numbers from the numbers in the first vector and a second plurality of numbers from the numbers in the second vector according to a configuration specified by the instruction.

Page 10

36. This has not been found persuasive. As quoted in Applicant's own arguments, Chehrazi has taught in column 20, lines 46-50 "... The SABD operation computes the differences between corresponding operands stored in the operand registers, Vt and Vs, under control of the format field..." Chehrazi further states in column 20, line 65 to column 21, line 1 "... each separate operand of register 310 has a corresponding operand of register 312, e.g., operand 310(f) corresponds to operand 312(f)..." This is further illustrated in Figure 20B. As shown in Figure 20B, operands stored in 310 and 312 are subtracted from each other to find the absolute differences of each element a-p and summed to find the final result. Chehrazi teaches in column 21, lines 1-8 that there are a plurality of subtractors that subtract corresponding operand pairs, i.e. a first subtractor subtracts 310(a) and 312(a), a second subtractor subtracts 310(b) and 312(b), a third subtractor subtracts 310(c) and 312(c), etc. This means that Chehrazi's SABD instruction selects all of the numbers in the first vector, selects all of the numbers in the second vector, and subtracts them from each other as part of performing an SABD function under the control of the format field of the instruction.

Conclusion

37. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aimee J. Li whose telephone number is (571) 272-4169. The examiner can normally be reached on M-T 7:00am-4:30pm.

Application/Control Number: 10/038,431 Page 11

Art Unit: 2183

38. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

39. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Aimee J L

Examiner

Art Unit 2183

14 May 2007